



MODEL NO. : TS104SAATC01-00

ISSUED DATE: 2008-07-01

VERSION : Ver 1.0

- Preliminary Specification
- Final Product Specification

SHANGHAI TIANMA Confirmed :

prepared by	Checked by	Approved by
顾焯波	张振英	刘庆全

Customer : _____

Approved by	Notes

This technical specification is subjected to change without notice

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



Table of Contents

Coversheet.....	1
Table of Contents	2
Record of Revision.....	3
1 General specifications.....	4
2 Input/Output terminals.....	5
3 Absolute maximum ratings.....	5
4 Electrical characteristics.....	7
5 Timing chart	10
6 Optical characteristics	14
7 Environmental / Reliability tests	18
8 Mechanical drawing	19
9 Packing drawing.....	21
10 Precautions for use of LCD modules.....	22



1 General specifications

Feature		Spec
Display Spec.	Size	10.4 inch
	Resolution	800(RGB) X 600
	Interface	TTL
	Color Depth	262k
	Technology type	a-si TFT
	Pixel pitch (mm)	0.264*0.264
	Pixel Configuration	R.G.B. Vertical Stripe
	Display Mode	TM with Normally White
	Surface Treatment(Up Polarizer)	Anti-Glare
	Viewing Direction	12 o'clock
	Gray Scale Inversion Direction	6 o'clock
Mechanical Characteristics	DIM. LCM (W x H x D) (mm)	236*176.9*5.6
	Active Area(mm)	211.2*158.4
	With /Without TSP	Without TSP
	Weight (gram)	TBD.

Note 1 : Viewing direction for best image quality is different from TFT definition, there is a 180 degree shift.

Note 2 : Requirements on Environmental Protection: RoHS



2 Input/Output terminals

2.1 interface

Matching connector of CN6-2: AF730L-A2G1T (P-TWO)

No	Symbol	I/O	Description	Comment
1	POL	I	Polarity selection	
2	STVD	I/O	Vertical start pulse input when U/D=H	Note1
3	OEV	I	Gate output enable	
4	CKV	I	Vertical clock	
5	STVU	I/O	Vertical start pulse input when U/D=L	Note1
6	GND	P	Power ground	
7	EDGSL	I	Clock edge selection	Note2
8	VCC	P	Power supply for digital circuit	
9	V9	I	Gamma voltage level 9	
10	VGL	P	Gate OFF voltage	
11	V2	I	Gamma voltage level 2	
12	VGH	P	Gate ON voltage	
13	V6	I	Gamma voltage level 6	
14	U/D	I	Up/down selection	Note1
15	VCOM	I	Common voltage	
16	GND	P	Power ground	
17	AVDD	P	Power supply for analog circuit	
18	V14	I	Gamma voltage level 14	
19	V11	I	Gamma voltage level 11	
20	V8	I	Gamma voltage level 8	
21	V5	I	Gamma voltage level 5	
22	V3	I	Gamma voltage level 3	
23	GND	P	Power ground	
24	R5	I	Red data(MSB)	
25	R4	I	Red data	
26	R3	I	Red data	
27	R2	I	Red data	
28	R1	I	Red data	
29	R0	I	Red data(LSB)	
30	GND	P	Power ground	
31	GND	P	Power ground	
32	G5	I	Green data(MSB)	
33	G4	I	Green data	



34	G3	I	Green data	
35	G2	I	Green data	
36	G1	I	Green data	
37	G0	I	Green data(LSB)	
38	STHL	I/O	Horizontal start pulse input when R/L =H	Note1
39	REV	I	Control display data are inverted or not. When "REV"=H, data will be inverted.	
40	GND	P	Power ground	
41	DCLK	I	Dot clock input. Latching source data onto the line latches at the rising or falling edge by EDGSL signal selected.	
42	VCC	P	Power supply for digital circuit	
43	STHR	I/O	Horizontal start pulse input when R/L =L	Note1
44	LD	I	Latches the polarity of outputs and switches the new data to outputs.	
45	B5	I	Blue data (MSB)	
46	B4	I	Blue data	
47	B3	I	Blue data	
48	B2	I	Blue data	
49	B1	I	Blue data	
50	B0	I	Blue data (LSB)	
51	R/L	I	Right/ left selection	Note1
52	V1	I	Gamma voltage level 1	
53	V4	I	Gamma voltage level 4	
54	V7	I	Gamma voltage level 7	
55	V10	I	Gamma voltage level 10	
56	V12	I	Gamma voltage level 12	
57	V13	I	Gamma voltage level 13	
58	AVDD	P	Power supply for analog circuit	
59	GND	P	Power ground	
60	VCOM	I	Common voltage	

P: Power/GND; I: input pin; O: output Table 2.1 input terminal pin assignment

2.2 CN5 (CCFL connector)

No	Symbol	I/O	Description	Comment
1	VL1	P	CCFL power supply(high voltage)	
2	VL2	P	CCFL power supply(GND)	



3 Absolute maximum ratings

GND=0V, Ta = 25°C

Item	Symbol	MIN	MAX	Unit	Remark
Power Voltage	VDD	-0.3	5	V	
	AVDD	-0.5	15	V	
	VGH	-0.3	42	V	
	VEE	-20	0.3	V	
	VGH-VEE	-0.3	40	V	
Input voltage	V _{IN}	-0.3	5	V	
Operating Temperature	Top	-20	70	°C	
Storage Temperature	Tst	-30	80	°C	

Table 3.1 absolute maximum rating



4 Electrical characteristics

4.1 LCD module

GND=0V, Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Digital supply Voltage	VCC	3.0	3.3	3.6	V	
Analog supply Voltage	AVDD	9.4	9.8	10.2	V	Note1
Gate on voltage	VGH	19.8	22.0	24.2	V	Note1
Gate off voltage	VGL	-7.7	-7.0	-6.3	V	Note1
Common Electrode Driving Signal	VCOM	TBD.	TBD.	TBD.	V	Note1
Input level of Gamma voltage	V1~V7	0.4*AVDD	-	AVDD-0.1	V	
	V8~V14	0.1	-	0.6*AVDD	V	
Input Signal Voltage	Low Level	V _{IL}	0	-	0.3*VCC	V
	High Level	V _{IH}	0.7*VCC	-	VCC	V
Output Signal Voltage	Low Level	VOL	GND	-	GND+0.4	V
	High Level	VOH	VCC-0.4	-	-	V
Current of digital supply voltage	I _{CC}	-	TBD.	-	mA	VCC=3.3V
Current of analog supply voltage	I _{AVDD}	-	TBD.	-	mA	AVDD=9.8V
Current of Gate on voltage	I _{GH}	-	-	TBD.	mA	VGH=22.0V
Current of Gate off voltage	I _{GL}	-	-	TBD.	mA	VGL=-7.0V

Note1: the value is for design stage only.

Table 4.1 LCD module electrical characteristics

4.2 Backlight Unit


Ta=25°C

Parameter	Symbol	MIN	TYP	MAX	Unit	Remark
Lamp voltage	VL	468	520	572	Vrms	
Lamp current	IL	3.0	5.0	7.0	mA _{rms}	
Lamp start voltage	VLS	-	-	890	Vrms	Ta=25°C
Lamp frequency	FL	40	60	80	KHz	

Table 4.2 backlight unit electrical characteristics



4.3. BLOCK DIAGRAM



Note: FPC1 and FPC2 are physically same.

Figure 4.1 LCD module diagram



5 Timing chart

5.1 Source driver input timing

(VCC=3.3V, AVDD=10V, AVSS=GND=0V, Ta=25°C)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
CLK frequency	Fclk	-	40	45	MHz	EDGSL="0"
	Fclk	-	20	22.5	MHz	EDGSL="1"
CLK pulse width	Tcw	40%	-	60%	Tcph	Tcph is CLK cycle
Data set-up time	Tsu	4	-	-	ns	D00~D25, REV and STHL/R to CLk
Data hold time	Thd	2	-	-	ns	D00~D25, REV and STHL/R to CLk
Propagation delay of STHR/L	Tphi	6	10	15	ns	CL=25pF (Output)
Time that the last data to LD	Tld	1	-	-	Tcph	
Pulse width of LD	Twld	2	-	-	Tcph	
Time that LD to STHL/R	Tlds	5	-	-	Tcph	
POL set-up time	Tpsu	6	-	-	ns	POL to LD
POL hold time	Tphd	6	-	-	ns	POL to LD
Output stable time	Tst	-	-	9	us	10% or 90% target voltage. CL=60pF, R=2Kohm
Repair output delay stable time	Tst1	-	-	20	us	CL=190pF, R=5.5Kohm

Table 5.1 Source driver input timing



5.2 Gate driver input timing


(VGH=25V, VGL=-15V, VCC=3.3V, GND=0V, Ta=25°C)

Symbol	Parameters	Min.	Typ.	Max.	Unit	Conditions
Tdt	STVD/STVU Delay Time	-	-	500	ns	CL = 20pF
Tdo	Driver Output Delay Time	-	-	900	ns	CL = 200pF
Tthl	Output Falling Time	-	400	800	ns	CL = 200pF, 90% to 10%
Ttlh	Output Rising Time	-	500	1000	ns	CL = 200pF, 10% to 90%
Txon	XON to Driver Output Delay Time	-	-	20	us	CL = 200pF
Toe	OEx to Driver Output Delay Time	-	-	900	ns	CL = 200pF
Fclk	Clock Frequency	-	-	200	KHz	In cascade connection
Trck	Clock Rising Time	-	-	100	ns	CL = 20pF
Tfck	Clock Falling Time	-	-	100	ns	CL = 20pF
PWCLK	Clock Pulse Width (High & Low)	500	-	-	ns	
Tsu	STVD/STVU Set-Up Time	200	-	-	ns	
Thd	STVD/STVU Hold Time	300	-	-	ns	
Twcl	Output Enabled Pulse Width	1	-	-	us	


Table 5.2 Gate driver input timing

5.3 DCLK, Hsync, Vsync timing (Recommended setting)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remarks
Dot clock frequency	Tclk	-	40	45	MHz	
Hsync	Period	Thp	866	1056	1064	Tclk
	Horizontal total blank	Thw+Thbp+Thfp	66	256	264	Tclk
	Valid Data Width	Thv	-	800	-	Tclk
Vsync	Period (Frame rate)	Tvp	628	635	650	Thp
	Vertical total blank	Tvw+Tvbp+Tvfp	28	35	50	Thp
	Valid Data Width	Tw	-	600	-	Thp




5.3 INTERFACE POWER ON/OFF
 5.3.1 Power on Sequence



The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



5.3.2 Power off Sequence



B/L→Data→VGH→VGL→VCC
Figure 5.1 power on/off sequence



6 Optical characteristics

6.1 Optical Specification

Ta=25°C

Item	Symbol	Condition	Min	Typ.	Max.	Unit	Remark
View Angles	⊖ L	CR ≥ 10	55	65		Degree	Note 2,3
	⊖ R		55	65			
	⊖ T		35	45			
	⊖ B		55	65			
Contrast Ratio	CR	θ = 0°		400			Note 3
Response Time	Tr	25°C		25	50	ms	Note 4
	Tf						
Chromaticity	White	Backlight on		0.310			Note 1,5
				0.330			
Uniformity	U		70	80		%	Note 6
NTSC	(x,y)			50		%	Note 5
Luminance	L		195	230		cd/m ²	Note 7


Test Conditions:

1. The ambient temperature is 25°C.
2. The test systems refer to Note 1 and Note 2.



Note 1: Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system.

viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).




Fig. 6.1 Definition of viewing angle



Note 3: Definition of contrast ratio

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD is on the "White" state}}{\text{Luminance measured when LCD is on the "Black" state}}$$


“White state “:The state is that the LCD should driven by V_{white} .

“Black state”: The state is that the LCD should driven by V_{black} .

V_{white} : To be determined V_{black} : To be determined.

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (T_{ON}) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T_{OFF}) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.



Note 6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity}(U) = L_{\min} / L_{\max}$$

L-----Active area length W----- Active area width




Fig. 6.2 Definition of uniformity

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of Luminance :

Measure the luminance of white state at center point.

**7 Environmental / Reliability tests**


No	Test Item	Condition	Remarks
1	High Temperature Operation	Ts=+70°C, 240hrs	Note1 IEC60068-2-2,GB2423.2—89
2	Low Temperature Operation	Ta=-20°C, 240hrs	IEC60068-2-1 GB2423.1—89
3	High Temperature Storage (non-operation)	Ta=+80°C, 240hrs	IEC60068-2-2, GB2423.2—89
4	Low Temperature Storage (non-operation)	Ta=-30°C, 240hrs	IEC60068-2-1 GB2423.1—89
5	High Temperature & High Humidity Operation	Ta = +60 °C , 90% RH max,240 hours	Note2 IEC60068-2-3, GB/T2423.3—2006
6	Thermal Shock (non-operation)	-20°C 30 min~+70°C 30 min, Change time:5min, 100 Cycle	Start with cold temperature, end with high temperature IEC60068-2-14,GB2423.22—87
7	Electro Static Discharge (operation)	C=150pF,R=330Ω, Air:±15Kv, Contact:±8Kv, 10times/terminal	IEC61000-4-2 GB/T17626.2—1998
8	Vibration (non-operation)	Frequency range:10 ~ 55Hz, Stroke:1.5mm Sweep:10Hz ~ 55Hz ~ 10Hz 2hours for each direction of X.y.z (6 hours for total)	IEC60068-2-6 GB/T2423.10—1995
9	Shock (non-operation)	80G 6ms, ±X,±Y,±Z 3times for each direction	IEC60068-2-27 GB/T2423.5—1995
10	Package Drop Test	Height:80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/2423.8—1995
11	Package Vibration Test	Random Vibration: 0.015G*G/Hz for 5-200Hz, -6dB/Octave from 200-500Hz 2 hours for each direction of X,Y,Z (6 hours for total)	IEC60068-2-34

Note1: Ts is the temperature of panel's surface.

Note2: Ta is the ambient temperature of samples.




8 Mechanical drawing



Notes:
 1.General tolerance to be +/-0.3mm
 2.Connector type:
 CN1(BACKLIGHT)CONNECTOR:JST BHSR-02VS-1
 FPC connector to be P-TW07AE 730L-A2GIT

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



9 Packing drawing

TBD



10 Precautions for use of LCD modules

10.1 Handling Precautions

- 10.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 10.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 10.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 10.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 10.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
 - Isopropyl alcohol、
 - Ethyl alcohol
- 10.1.6 Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:
 - Water
 - Ketone
 - Aromatic solvents
- 10.1.7 Do not attempt to disassemble the LCD Module.
- 10.1.8 If the logic circuit power is off, do not apply the input signals.
- 10.1.9 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
- 10.2 Be sure to ground the body when handling the LCD Modules.
- 10.3 Tools required for assembly, such as soldering irons, must be properly ground.
- 10.4 To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
- 10.5 The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.
- 10.6 Storage precautions
 - 10.6.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
 - 10.6.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:
- 10.7 Temperature : 0℃ ~ 40℃ Relatively humidity: ≤80%
 - 10.7.1 The LCD modules should be stored in the room without acid, alkali and harmful gas.
 - 10.7.2 Transportation Precautions
- 10.8 The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.